
1/22 Rich et al. POU920010166US1



2/22 POU920010166US1




FIG 2

3/22 POU920010166US1




FIG 3

4/22 POU920010166US1




FIG 4

5/22 POU920010166US1





FIG 5

6/22 POU920010166US1



404

FIG 6






FIG 7

8/22 POU920010166US1




FIG 8




FIG 9

10/22 POU920010166US1




FIG 10





FIG 11

CHAR POSITION (0 OFFSET)	CHAR VALUE	Correlation Set (x')	Entry Position (y')	Slot Offset (x")
0	1	N/A	N/A	NΑ
1	4	1	5th	1st
2	Χ	1	60th	2nd
3	а	1	11th	3rd
4	m	1	26th	4th
5	р	1	29th	5th
6	1	1	25th	6th

FIG 12






FIG 13




FIG 14





FIG 15

16/22 POU920010166US1



tpd_A positions for AND2 gate

Encode as:

	DELAY		tpd A	
	DELAY	1	2	3
	-0.500 ns	0	0	0
	-0.499 ns	0	0	1 1
4		-	-	
1	• -	•	+ • :	r = 7
	+237.826 ns	Z	Z	V
L	+237.827 ns	Z	7	7

FIG 16




FIG 17

18/22 POU920010166US1






FIG 18

<u>408</u>




FIG 19

20/22 POU920010166US1




FIG 20




FIG 21

22/22 POU920010166US1




FIG 22